specenet document vi

MANUFACTURE OF SEMICONDUCTOR DEVICE

Publication number: JP7058107 Publication date: 1995-03-03

Inventor: VAMAMOTO TOMIF: MASE KOICHI: ARE MASAYASII

Applicant: TOKYO SHIBALIRA ELECTRIC CO.

Classification: - International:

H01L21/302; H01L21/3065; H01L21/312; H01L21/3205; H01L21/3213; H01L23/52; H01L21/02; H01L23/52; (IPC1-7): H01L21/3205; H01L21/3065; H01L21/312;

H011.21/3213


- European: Application number: JP19930203810 19930818

Priority number(s): JP19930203810 19930818

Report a data error here

Abstract of JP7058107

PURPOSE:To remove fluorine remaining on the surface of a polyimide film nearly perfectly by performing dry etching of an inorganic insulating film by RIE using the polyimide film as a mask, and by removing the surface of the polyimide film by a given quantity after that. CONSTITUTION:An opening is formed in an inorganic insulating film 12 by dry etching by RIE, using a polyimide film 13 having a specified holed part as a mask. After the surface layer of the polyimide film 13 of a thickness of about 2,000 angstrom is removed by an O2 plasma asher method, as a processing of the polyimide surface layer after the dry etching i.e., a fluorine remaining layer 15, washing by water and heat treatment are performed, and a laminated passivation film, composed of the inorganic insulating film 12 and the polyimide film 13 not having a fluorine remaining layer 15 In the polylmide film 13, is completed. As a result of this, it becomes possible to prevent the corrosion of pads and wirings even if water enters molding resin.



Data supplied from the esp@cenet database - Worldwide

- 1 MANUFACTURE OF SEMICONDUCTOR DEVICE
 - Inventor: YAMAMOTO TOMIE; MASE KOICHI; (+1) Applicant: TOKYO SHIBAURA ELECTRIC CO
 EC: IPC: H01L21/302; H01L21/3065; H01L21/312

Publication info: JP7058107 A - 1995-03-03

Data supplied from the esp@cenet database - Worldwide

(19)日本国特許庁 (JP)

H01L 21/3205 21/3065 維別配件

(51) Int.Cl.4

(12) 公開特許公報(A)

庁内教理書件

PΙ

(II)特許出版公男参号 特勝平7-58107

(43)公開日 平成7年(1995)3月3日


技術表示協所

21/312	M	7352-4M				
		8826-4M	H01L	21/88	T	
				21/302	N	
		審査請求	未被求 蘭水平	間の数2 OL	(全 5 頁)	最終質に統
(21)出職番号	特膜平5 -203810		(71)出収人	000003078	_	
(22) 出順日	平成5年(1993)8月18日				E 有市本区根川町7	2番地
			(72)発明者	山木 高度	市幸区小向東	CETT 1 SP-100 1
				式会社東芝生		DOLL THE ABOUT
			(72) 発明者	関策 康一		
			-	神奈川県川崎	市市幸区小均東	近 町1番地
				式会社東芝翁	摩川工場内	
			(72)発明者	安部 正孝		
				神奈川県川直	6市幸区小内東2	河 1 播地 4
			1	式会计业艺术		
			(74)代理人	弁理士 昭2	王 憲佑	

(54) [発明の名称] 半導体装置の製造方法

(57) 【単約1

(病成) ボツイミド明 3 生態機能発揮 3 生からたち 経験がラッケーンを有する機能が日本では30%で、平線体 基準上が定めいチャーとを有する機能を11上にケッ サイミド南:3 年初成才らて建した3 中間がよって現る。ボ サイミド南:3 年初成才らて現とした3 中間がよって3 と、ボリイミド南:3 をサイタにして機能発展は19年間。 と、ボリイミド南:3 をサイタにして機能発展は30 位配は何間を形成した後、ボリイミ南:3 のの表面の では、サーダーのでは、100円のでは、10



【請求項1】 半導体基板上に形成された金属配線上に 無機絶験填を形成する工程と、

前記無機絶縁膜上にポリイミド膜を形成する工程と、 前記ポリイミド膜上にフォトレジストを形成する工程

前配フォトレジストを所定の形状に形成した後、これを マスクとして前記ポリイミド膜にエッチングにて所定の 関ロ部を設ける工程と、

前記フォトレジストを除去する工程と、

的記ポリイミド襲をマスクにして前記無機絶縁機にRI Eによるドライエッチングを施す工程と、 前記ポリイミド節の表面階を一定量能会する工程とから

構成される機器ペッシベーション顕形成工程を有することを特徴とする半導体装置の製造方法。

[請求項2] 前記ポリイミド棋の表面層を一定景除去 する工程が、○。プラズマアッシャー法により行われる ことを特徴とする請求項1記載の半導体装置の製造方 法

【発明の詳細な説明】

[0001] 【歳廃上の利用分野】本項明は、半導体装置とその製造 方油に関し、特に、ポリイミド腰と無機能機関署からな 会積層パッシペーション製に関いて、この無機能機関層 に関ロ部を形成する工程に関する。

【従来の技術】従来の、ポリイミド膜と無機絶縁膜層と からなる積層パッシベーション酸の間口部加工工程の一 例について、図3及び図4を参照しながら説明する。主 ず、半導体装板上に影成された所定のパターンを有する 金属配線31上に、無機絶縁膜32、低温ペークのみ行 なったポリイミド膜33を順に形成した後、ポジ型フォ トレジスト34を他布する(図3(a))。続いて蘇 光、現像を行ない、ポリイミド降33をポジ型フェトレ ジスト34の現像と同時にエッチングし、このポリイミ ド膜33に所定の開口部を設ける(図3(b))。有機 滋利によりポジ型フェトレジスト94を選択的に到離1 た後、所定の拠処理を行ない、ポリイミド降33をイミ ド化させる。次にこのポリイミド降33をマスクにし で、通常のReactive Ion Etching (以下、RIFと終記) する) 法により無機絶縁膜32に開孔した後(図3 (c))、水洗、ポリイミド再熱処理を行ない、ポリイ ミド隣と無機絶縁隊から構成される環際パッシベーショ ン師の間口部形成を完了する(図3(d)).

[0003]上述の様に、従来のボリイミド標と振離絶 緑原の模様パランパーシン機の側口部形成力能では、 側口部を加工する際にボリイミド膜をヤスタにして、 N I E 等のドライエッチング油で新進発展域の展孔を行なっている。ドライエッチングとは、真を中に反び性ガス を住入して化学反次によりエッチングする方法であり、 一般に、シリコン酸化模(不純物ドーピング機を含む) やシリコン酸化機等のドライエッチングには、フッ素元 来を含むガスが使用されている。この場合の一般的な化 学長応式について次に示す。尚、F は、化学的に極め て居発な、ラジカル状態のフッ素を示す。

[0004] S10, +F →S1F, +O,

Si, N, +F → SiF, +N,

【000日まで一つは、エッテング報に大乗中の成立 に関連して際にし、モールド国際ド投入しため とフラ素特容器のファ素が感じしてフー度が明点され て、バッド等等の機能はこれを開ローコリンが発売し でしまうという点である。民業のの機立第十分の限りを 等下きせ、通かって、、民業のの機能のをを任くを 下きせ、第十つ場合を低するせら間にもから、Press で、回位の起か上に、「展現の機能のよう」、「機能 で、回位の起か上に、「展現の機能のよう」、「機能 で、回位の起か上に、「展現、展別・アナースト」、「機能 の機能を対象がある。」、「は、「スト」、イフマトカラとなっていまっという。「ない。」

【9007】またつ目として、ファ東教育圏の存在に より、モールド語との名誉が近に、Tempestruce Cycling Test (温度性資金の項目の一つ。以下、TCT と発見する。) によると200~400サイルでキー ルドとの資料が至しる。この高に対象からの水分の形分 が容易になり、これに起設してファ機形成による配給。 ロージョンの影響の発生も形をよれてようので、更 に環際性レベルの低下が生じることになっているという さずさん

[0008]

[発売が解決しようとする課題]上述のように、従来の 半導体室が支地で決定では、ボリイミド級: 用機関機 から返え程等・シベーション様の口能を形成する場 のドライエッデンが工局いるフッ素所容がぶにより、ポ リイミド英元圏に高速度のフッ素所容が成られて しまい、大学を表現して、サードと対したり、 ボッド等や配種コロージョンが妊生したり、 ボッド等や配種コロージョンが妊生したり、 エールド 能関連解析生に、「機関性の低等をくという問題がある。

【0009】本発明では、上述した問題点を解決する為 に、ドライエッチング後、ポリイミド験表面に残留した フッ素をほぼ完全に除去し、信頼性を向上させた半導体 装置とその製造方法を提供することを目的とする。

[0010]

【課題を解決するための手段】 上記目的を解決するため に、本発明では、半導体基板上に形成された金属配線上 に無機絶縁期を形成する工程と、前記無機絶縁原上にポ リイミド等を形成する工程と、前記ポリイミド募上にフ オトレジストを形成する工程と、前記フォトレジストを 所定の形状に形成した後、これをマスクとして前記ポリ イミド際にエッチングにて所定の関ロ部を設ける工程 と、前記フォトレジストを除去する工程と、前記ポリイ ミド寮をマスクにして前記無機絶縁間にRIEによるド ライエッチングを施す工程と、前記ポリイミド襲の表面 層を一定量除去する工程とから構成される程器パッシベ ーション関形成工程を有することを特徴とする平導体接 置の製造方法を提供する。また、前記ポリイミド膜の表 面層を一定量除去する工程が、O。プラズマアッシャー 法によって行われることを特徴とする辛福体装置の製造 方法を提供する。

[0011]

【作用】上述のように構成された太容明の半道体装置と その製造方法によれば、ドライエッチング後、ポリイミ ド膜表面に残留したフッ素をほぼ完全に除去することに より、パッドコロージョンの発生やモールド着脂との密 着不良を抑制し、信頼性を向上させることが可能とな 5.

[0012]

【実施例】木発明の一実施例について、図1及び図2を 参照しながら説明する。図1 (a) ~図1 (a) は、本 発明の一実施例における半専体装置の製造工程を示す新 面図である。以下に、本実施例の製造工程について説明

【0013】まず、所定のパターンを有した。例えばA 1~Siからなる金属配線11 (厚さ:約1.0 gm) 上に、酒常のプラズマCVD法により無機絶縁鎖12と して1μm厚のP-SiO膜を形成し、この無機絶縁膜 12のP-S:O膜上にポリイミド練13を約3.2 m m (4000rps - 60秒) 塗布をする。更に140℃ (5分) のベーク後、ポジ型フェトレジスト14を約 2. 5 am (4000 mm - 30秒) 締結1. 110℃ (60秒) のペークを行う (図1 (a))。

【0014】次に、所定のパターンを有するマスクを用 い、露光後、アルカリ系現像液により、ポジ型フォトレ ジスト14の現像とポリイミド第13のエッチングを進 続して行ない、ポリイミド購13に所定のパターンを刊 成する(図1(b))。

【0015】続いて、有機溶剤により、ポジ型フォトレ

ジスト14を選択的に除去した後、所定の手順でペーク ((250℃-30分)+(350℃-40分))を行 ない、ポリイミド膜13のイミド化を完了させる。この 後所定の開孔部をもつ、ポリイミド膜13をマスクにこ の無機絶縁順12の開孔を、通常のRIEによるドライ エッチングで行う (関1 (c))。

【0016】更に、ドライエッチング後のポリイミド表 而職、つまりフッ素技容層15の処理として、O.プラ ズマアッシャー法でポリイミド第13表面層の2000 オングストローム程を除去した谷(図1 (d))、水洗 い (10分) と、熱処理 (350℃=60分) を行い、 ポリイミド要13中にフッ素残留層15の無い、ポリイ ミド第13と知機節経算12とからなる確隔パッシベー ション脚を完成させる (図1(*)).

【0017】尚、実施例中では、ポリイミド表面層のフ ッ素残留層の処理としてO、プラズマアッシャー法を行 なっているが、フッ素の再級者のない化学的エッチング 旅であれば、O。プラズマアッシャー法に限らなくて良 い。また、ポリイミド表面層の除去量として2000オ ングストローム除去するとしたが、それ以下の除去量で もフッ実務個階を除去しされるのならば勿論策支えない ので、例えばこの実施例での分析の結果から考えるなら ば、少なくとも800オングストローム以上始奏すれば 良いと考えられる。このポリイミド表面層の除去量につ いては、対象の環間パッシベーション酸や、条件に応じ て対応すれば良い。更に、例えば無機絶縁膜として用い たP-SiO廃やその他の構成材料についても、後する ものであれば他の材質でも蒸支えない。フォトレジスト についても必ずしもポジ型である必要はなく、場合に広 じて適するものを使用する。

【0018】図2 (a) 及び(b) はポリイミド際にお ける元素別の濃度を探さ分布として表したものである。 複雑はポリイミド際における際点を、契約ける示差の施 度を示している。因2 (*) のグラフ (F-1) は、ポ リイミド携表面層処理後のポリイミド第中残留フッ楽の 深さ分布を示す図であり、図2 (b) のグラフ (F-2) は、種層パッシベーション膜形成後にドライエッチ ングを実施していないサンブルにおけるフッ南の探さ分 布を示した図であるが、例えば、前述の実施例のよう に、表面2000オングストロームをO、プラズマアッ シャー法で除去した場合、図2(a)に示す様に、RI F.たどドライエッチングを実施していかいサンプル回り (b) と同様にアッ素は、ほとんど検出されないことが 示される

【0019】以上の様に、上述のようなO。プラズマア ッシャー法を施すと、ポリイミド表面のフッ塩神報展が ほぼ完全に除去できることから、以下の利点がある。ま ず、モールド謝點中に木分が侵入しても、フッ素が存在 しない為、パッドや配集のコロージョンが発生しにく い。例えば、PCTによる供給性券会は、400時間以 上と、従来の2.6~5倍に延びた値を得ることが出来

5. 【0020】また、フッ素残留層が存在しない為に、そ ールド樹脂との密着性が安定しており、TCTでは、1 000サイクルに達しても、モールドとの剥れが生じな い、この為、外部からの水分の侵入が難しく、信頼性レ ベルの向上した学療体装置を得ることが出来る。

[0021] 【発明の効果】本発明による半導体装置の製造方法によ

れば、モールド樹脂との密着性の良好であり、モールド 樹脂中に水分が侵入しても、パッドや配線のコロージョ ンが発生しにくい半導体装置の製造方法を提供すること が出来る。

【図面の簡単な説明】

【図1】 (a) ~ (e) は、本発明の一実施例における

製造工程を示す断面図。


【図2】 (a) はポリイミド膜灰面層処理後のポリイミ ド酸中残留フッ素の深さ塗布を示す図、(b)は積層パ ッシベーション韓形成後にドライエッチングを実施して いないサンプルにおけるフッ葉の森さ分布を示す図、 【図3】(a)~(d)は従来例における製造工程を示


寸断征图. 【図4】 ドライエッチング後のポリイミド除中の機留フ ッ素の柔さ分布を示す図。

【符号の説明】

- 会選配額 12 無關係投資
- ポリイミド値
- ポジリフォトレジスト
- 15
 - フッ高技能展

fall 1





H 0 1 L 21/88

8826~4M

(19) Japan Patent Office (JP)

(12) Publication of Patent Application (A)

(11) Japanese Published Patent Application No. H7-58107

(43) Date of Publication: March 3, 1995

5 (51) Int. Cl.⁶ Identification Symbol FI

H01L 21/3205

21/3065 M 7352-4M

21/312 8826-4M H01L 21/88

10 Request for Examination: Not made

Number of Claims: 2 OL (5 pages in total) Continued on the last page

(21) Japanese Patent Application No. H5-203810

(22) Application Date: August 18, 1993

(71) Applicant: 000003078

TOSHIBA Corporation

72 Horikawa-cho, Saiwai-ku, Kawasaki, Kanagawa

(72) Inventor: Tomie YAMAMOTO

c/o TOSHIBA Corporation Tamagawa Plant

1 Komukai-Toshiba-cho, Saiwai-ku, Kawasaki, Kanagawa

20 (72) Inventor: Koichi MASE

c/o TOSHIBA Corporation Tamagawa Plant

1 Komukai-Toshiba-cho, Saiwai-ku, Kawasaki, Kanagawa

(72) Inventor: Massyasu ABE

c/o TOSHIBA Corporation Tamagawa Plant

l Komukai-Toshiba-cho, Saiwai-ku, Kawasaki, Kanagawa

(74) Agent: Patent Attorney Kensuke NORICHIKA

(54) [Title of the Invention]

MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE

(57) [Summary]

30 [Structure]

25

A process of forming a laminated passivation film including a polyimide film 13 and as inorganic insulating film 12 includes a step of removing a certain amount of surface layer of the polyimide film 13 after forming a laminated passivation film by a step of forming the inorganic insulating film 12 for passivation over a metal wiring 11 having a predetermined pattern over a semiconductor substrate and by a step of forming the polyimide film 13, and after forming an opening in the laminated passivation film at a predetermined position by a step of opening the polyimide film 13 and a step of opening the inorganic insulating film 12 with the polyimide film 13 used as a mask. [Effect]

According to a manufacturing method of a semiconductor device of the present invention, a manufacturing method of a semiconductor device can be provided in which adhesion with the molding resin is good and the corrosion of pads and wirings is not easily caused even if moisture intrudes into a molding resin.

[Scope of Claims]

15 [Claim 1]

10

20

A manufacturing method of a semiconductor device comprising a step of forming a laminated passivation film having a step of forming an inorganic insulating film over a metal wiring formed over a semiconductor substrate; a step of forming a polytimide film over the inorganic insulating film; a step of forming a photoresist over the polyimide film over the inorganic insulating film; a step of providing a predetermined opening in the polyimide film by etching with the photoresist which had been formed into a predetermined shape used as a mask; a step of removing the photoresist; a step of subjecting the inorganic insulating film to dry etching by RLE with the polyimide film used as a mask; and a step of removing a certain amount of a surface layer of the polyimide film.

25 [Claim 2]

The manufacturing method of a semiconductor device according to claim 1, wherein the step of removing the certain amount of the surface layer of the polyimide film is performed by an O₂ plasma asher method. [Detailed Description of the Invention]

30 [0001]

[Field of Industrial Application]

The present invention relates to a semiconductor device and a manufacturing method thereof, particularly, a step of forming an opening in an inorganic insulating method thereof, particularly, a step of forming an opolymide film and the inorganic insulatine film layer.

[0002]

10

15

20

25

30

[Prior Art]

An example of a conventional step of processing an opening in a laminated passivation film including a polyimide film and an inorganic insulating film layer is described with reference to FIGS. 3 and 4. First, an inorganic insulating film 32 and a polyimide film 33 which is subjected to only low-temperature baking are sequentially formed over a metal wiring 31 having a predetermined pattern which is formed over a semiconductor substrate, and then, the polyimide film 33 is coated with a positive type photoresist 34 (FIG. 3(a)). Subsequently, light exposure and development are performed, and the polyimide film 33 is etched concurrently with development of the positive type photoresist 34 to provide a predetermined opening in the polyimide film 33 (FIG. 3(b)). After the positive type photoresist 34 is selectively separated using an organic solvent, predetermined heat treatment is performed to imidize the polyimide film 33. Next, after the inorganic insulating film 32 is opened by a general reactive ion etching (hereinafter, abbreviated as RIE) with the polyimide film 33 used as a mask (FIG. 3(c)), washing by water and polyimide reheat treatment are performed, so that the formation of an opening in a laminated passivation film including a polyimide film and an inorganic insulating film is completed (FIG. 3(d)). F00031

As described above, in a conventional method for forming an opening in a neminated passivation film of a polyimide film and an inorganic insulating film, at the time of processing an opening, the inorganic insulating film is opened by a dry etching method such as RIE with the polyimide film used as a mask. Dry etching is a method in which a reactive gas is injected in vecaums so that etching is performed by chemical reaction. In general, for dry etching of a silicon coxide film (including, a film doped with an impurity), a silicon nitride film, or the like, gas including a fluorine element is used. General chemical equations in this case are given below. It is to be noted that F^{*} refers to fluorine in a radical state which is extremely and chemically active. [0004]

5 SiO₂+F⁴→SiF₄+O₂

 $Si_1N_4+F^* \rightarrow SiF_4+N_2$

However, this etching gas produces an unsaturated monomer in plasma, and under the influence of this etching residue, a high-concentration fluorine remaining layer 35 is formed in a surface layer of the polyimide film as shown in FIG. 3(d).

10 [0005]

15

FIG. 4 shows the concentration of each element in a polyimide film in an conventional example as depth profiling. The horizontal axis indicates a depth in the polyimide film, and the vertical axis indicates the concentration of each element. As shown in a graph (F-3), the concentration of fluorine is extremely high in the vicinity of the surface. The high-concentration fluorine remaining layer 35 is hardly removed in a subsequent treatment by a reheat treatment (50°C - 60 minutes). Owing to such a high-concentration fluorine remaining layer 35, the following problems occur. [0006]

First, due to reaction by contact with moisture in the atmospheric air after 20 etching or reaction between moisture intrading into a molding resin and fluorine in a fluorine remaining layer, hydrofluoric acid is formed, and thus, the corrosion of wirings is caused by the corrosion of pad portions or the like. The corrosion of wirings not only reduces yield of elements but also shortens the reliability life of the wirings and causes shortening of the life of elements. The reliability life according to a pressure 25 and cooker test (high-temperature and high-pressure steam test, which is one of items for reliability assessment and hereinafter abbreviated as PCT) is 80 hours – 150 hours, which is abort. Further, variation is widened.

Second, adhesion with a molding resin is weakened by the existence of the 30 fluorine remaining layer. According to a temperature cycling test (one of items for

reliability assessment, and hereinafter, abbreviated as TCT), separation from the mold occurs at 200 ~ 400 cycles. This makes moisture easy to intrude from outside, and due to this, occurrence of a problem or the like of the corrosion of wirings which is caused by the formation of hydrofluoric acid, is promoted. Accordingly, the level of reliability is further reduced.

[0008]

[Problems to be Solved by the Invention]

As described above, a conventional manufacturing method of a semiconductor device has problems as follows: the high-concentration fluorine remaining layer is 10 formed in the surface layer of the polyimide film by fluorine containing gas used for dry etching in forming an opening in the laminated passivation film including the polyimide film and the inorganic insulating film. Under the influence of this, after sealing with a molding resin is performed, the corrosion of wirings of a pad portion or the like is caused, and further, separation from the molding resin occurs, which leads to reduction in reliability.

100091

15

20

25

In order to solve the above-described problems, it is an object of the present invention to provide a semiconductor device with increased reliability accomplished by almost complete removal of fluorine remaining in a polyimide film surface after dry etching, and a manufacturing method of the semiconductor device.

[0010]

[Means for Solving the Problem]

In order to solve the above-described objects, the present invention provides a manufacturing method of a semiconductor device which includes a step of forming a laminated passivation film which has a step of forming an inorganic insulating film over a metal wiring formed over a semiconductor substrate, a step of forming a polyimide film over the inorganic insulating film, a step of forming a photoresist over the polyimide film, a step of providing a predetermined opening in the polyimide film by etching with the photoresist which had been formed into a predetermined shape used as a mask, a step of removing the photoresist, a step of subjecting the inorganic insulating film to dry etching by RIE with the polyimide film used as a mask, and a step of removing a certain amount of a surface layer of the polyimide film. Further, the present invention provides the manufacturing method of a semiconductor device where the step of removing the certain amount of the surface layer of the polyimide film is performed by an Or plasma asher method.

[0011]

[Operation]

According to the semiconductor device and the manufacturing method of the semiconductor device of the present invention which is structured as described above, 10 by almost complete removal of fluorine remaining in a polyimide film surface after dry orthing, the corrosion of pads or poor adhesion with a molding resin can be suppressed, and accordingly, reliability can be improved.

[0012]

[Embodiment]

15

20

25

One embodiment of the present invention is described with reference to FIGS. 1 and 2. FIGS. 1(a) to 1(e) are cross-sectional views showing a manufacturing process of a semiconductor device in one embodiment of the present invention. Hereinafter, a manufacturing process of this embodiment is described.

[0013]

First, over a metal writing 11 (thickness: approximately 1.0 jum) which has a predetermined pattern and is formed from, for example, A.1-Si, a P.SiG film having a thickness of 1 jum is formed as an incorganic insulating film 12 by a general plasma CVD method. The P.SiG film, which is the incorganic insulating film 12, is coated with a polyimide film 13 to a thickness of approximately 3.2 jum (4000 rpm - 60 seconds), and further, after baking at 140 °C (5 minutes), the polyimide film 13 is coated with a positive type photoresist 14 to a thickness of approximately 2.5 jum (4000 rpm - 30 seconds) and baking is performed at 110 °C (60 seconds) (FIG 1(a)).

Light exposure is performed using a mask having a predetermined pattern, and

30 then, development of the positive type photoresist 14 and etching of the polyimide film

13 are successively performed using an alkaline-based developing solution, so that a predetermined pattern is formed in the polyimide film 13 (see FIG 1(b)). [0015]

Subsequently, the positive type photoresist 14 is selectively removed using an organic solvent, and then, baking is performed using a predetermined procedure (C50 °C - 30 minutes)), so that imidization of the polyminds film 13 is completed. After that, the inorganic insulating film 12 is opened by dry etching by general RIE with the polyminds film 13 having a predetermined opening used as a mask (FIG. 16c).

10 [0016]

15

Further, after removing approximately 2000 angatrom of the surface layer of the polyimide film 13 by an Oz plasma asher method, which is performed as processing of the polyimide surface layer which had been subjected to dry etching, that is, a fluorine remaining layer 15 (FiG. 160), washing by water (10 minutes) and heat treatment (350 °C - 60 minutes) are performed, so that a laminated passivation film is completed which includes the polyimide film 13 and the inorganic insulating film 12 without the fluorine remaining layer 15 in the polyimide film 13 (FIG. 1(e)).

In this embodiment, an O2 plasma asher method is performed as processing of 20 the fluorine remaining layer in the polyimide surface layer. However, there may be no limitation to an O2 plasma anther method as long as a chemical etching method is used in which fluorine is not adsorbed again. Further, as the amount of removing the polyimide surface layer, 2,000 angstrom thereof is removed. However, of course, there is no problem in that the amount of removal is equal to or less than that as long as 25 the fluorine remaining layer can be completely removed. Accordingly, for example, at least 800 angstrom or more thereof is likely to be removed in consideration of the result of analysis in this embodiment. The amount of memoving the polyimide surface layer may be decided in accordance with the targeted laminated passivation film or conditions. Furthermore, there is no problem that the P-SiO film used as the inorganic insulating 10 film and other constituent materials are formed from other materials as loon as the very and the property of the polyimide of the materials are formed from other materials as loon as the very and the property of the polyimide of the materials are formed from other materials so loon as the very and the property of the pr

suitable. The photoresist is not necessarily a positive type photoresist, and a suitable one is used in accordance with the case.

[0018]

FIGS. 2(a) and (b) show the concentration of each element in a polyimide film as depth profiling. The horizontal axis indicates a depth in the polyimide film, and the vertical axis indicates the concentration of each element. A graph (F-1) in FIG 2(a) shows depth profiling of fluorine remaining in a polyimide film which has been subjected to processing of a surface layer of the polyimide film. A graph (F-2) in FIG 2(a) shows depth profiling of fluorine in a sample which is not subjected to dry etching 10 after the formation of a luminated passivation film. For example, in the case where 2000 angstrom of the surface is removed by an O₂ plasma sher method as in the above-described embodiment, fluorine is hardly detected as shown in FIG 2(a) in a similar manner to the sample in FIG 2(b) which is not subjected to dry etching such as RIE.

15 [0019]

As above, when an O₂ plasma asher method as described above is performed, almost complete removal of a fluorine remaining layer in a polyimide surface is no fluorine, the following are provided as advantages. First, since there is no fluorine, the corrosion of pads and wirings does not easily occur even if moisture intrudes into a molding resin. For example, the reliability life of 400 or more bours can be obtained according to a PCT, which are 2.6 – 5 times longer than the conventional reliability life.

[0020]

20

Further, adhesion with a molding resin is stable since a fluorine remaining layer

does not exist. Thus, separation from the mold does not occur in a TCT even when the
cycles reach 1000. Accordingly, a semisonoductor device with increased reliability can
be obtained into which moisture does not easily intrude from outside.

[0021]

[Effect of the Invention]

30 According to a manufacturing method of a semiconductor device using the

present invention, a manufacturing method of a semiconductor device can be provided in which adhesion with a molding resin is good and the corrosion of pads and wirings does not easily occur even if moisture intrudes into the molding resin.

[Brief Description of the Drawings]

- 5 [FIG. 1] (a) to (e) are cross-sectional views showing a manufacturing process in one embodiment of the present invention.
- [FIG. 2] (a) is a drawing which shows depth application of fluorine remaining in a polyimide film after processing of the surface layer of the polyimide film, and (b) is a view showing depth profiling of fluorine in a sample which is not subjected to dry etchine after formation of a faminated resistion film.
- [FIG 3] (a) to (d) are cross-sectional views showing a manufacturing process in a conventional example.
 - [FIG. 4] A drawing which shows depth profiling of fluorine remaining in a polyimide film after dry etching.
- 15 [Explanation of Reference]

11: metal wiring 12: innorganic insulating film 13: polyimide film 14: positive type photoresist 15: fluorine remaining layer

Continuation of the front page

(51) Int. Cl.⁶ Identification Symbol JPO file Number

20 H01L 21/312 B 7352-4M 21/3213

8826-4M

H01L 21/88

n

Section showing technique